Keyword: FPGA
Paper Title Other Keywords Page
WEPOPRPO20 Multipurpose Vacuum Chamber - Automation, Interlock-System and Self-Operating Vacuum Routines ion, interface, vacuum, LabView 41
 
  • R.M. Caliari, G.L.M.P. Rodrigues, C.H. Tho, H.G.P. de Oliveira
    LNLS, Campinas, Brazil
 
  The LNLS' Beamlines Engineering Group is developing new technologies for SIRIUS Beamlines. To validate and test those technologies, the group has previously worked in a Multipurpose Vacuum Chamber (MPVC). This chamber has a powerful pumping system, several viewports, feedthroughs, RGA and a cryocooler system installed. This configuration delivery a very flexible test environment and relative short pump time to achieve UHV conditions, essential to reduce the test and validation time. This paper will detail the MPVC automation structure, presenting the state machines, interlock logic and other diagrams that exemplify the automatic routines concepts. Operations like pumping from atmospheric pressure to HV, ionic pump flash and ventilation routines are automatic. The automated system was developed in LabVIEW, using a cRIO and Touch Panel interface. Based in Ethernet connection and published shared variables, the system has a friendly user interface and archiving for the main variables. The system was developed in a multi user collaborative ambient. The paper will show the advantages and disadvantages we faced working with LabVIEW as multiuser development tool.
Vacuum system, LabVIEW, automated vacuum routines
 
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-WEPOPRPO20  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)  
 
THDAPLCO01 Embedded Control System for Programmable Multi-Purpose Instruments ion, controls, software, Linux 80
 
  • M. Broseta, J.A. Avila-Abellan, S. Blanch-Torné, G. Cuní, D. Fernández-Carreiras, O. Matilla, J. Moldes, M. Rodriguez, S. Rubio-Manrique, J. Salabert, X. Serra-Gallifa
    ALBA-CELLS Synchrotron, Cerdanyola del Vallès, Spain
 
  At ALBA's Computing Division, we have started the development of a high-performant electrometer (Em# project) as a versatile and customizable equipment. It is based on a SPEC board (simple PCIe FMC carrier) with customizable FMC cards and an Single Board Computer, altogether built in a single cost-optimized instrument. The whole device is designed to provide a wide range of functionalities to fulfill unique and complex experiments by means of configuration changes instead of having specific instruments. Within the controls software development group, we started the development of a full embedded control software, based on a Linux OS that communicates with the SPEC's FPGA using the PCIe bus. This approach allows the integration of complex operations and functions in real time to higher software layers, as well as the local control, setup and diagnostics via integrated touch-screen display controlled by I2C. The system provides also SCPI (Standard Commands for Programmable Instruments) allowing an easy integration to any control system. This paper describes the design process, main aspects of the data acquisition and the expected benefits during the integration in the Control System.  
slides icon Slides THDAPLCO01 [2.721 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-THDAPLCO01  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)  
 
THDAPLCO06 A Framework for Development and Test of xTCA Modules With FPGA Based Systems for Particle Detectors ion, controls, interface, framework 88
 
  • M. Vaz, A.M. Cascadan, V.F. Ferreira, T. Paiva, L.A. Ramalho, A.A. Shinoda
    NCC UNESP, São Paulo, Brazil
 
  This work describes a framework to develop firmware for ATCA carrier boards with FPGA. It is composed of an ATCA IPMI protocol implementation for environmental monitoring and control, and a companion XVC protocol implementation for remote FPGA configuration and system debugging. A study case is also presented of the development of a setup to validate a Level 1 Tracker Trigger System proposed for CMS at HL-LHC.  
slides icon Slides THDAPLCO06 [4.734 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-THDAPLCO06  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)  
 
FRFMPLCO01 Status of the NSLS-II LLRF System ion, feedback, cavity, controls 129
 
  • C. Marques, F. Gao, B. Holub, J. Rose, N.A. Towne, G.M. Wang
    BNL, Upton, Long Island, New York, USA
 
  Funding: NSLS-II, a U.S. Department of Energy Office of Science User Facility operated for the DOE Office of Science by Brookhaven National Laboratory under Contract No. DE-SC0012704.
The NSLS-II RF system uses an in-house FPGA based low level RF (LLRF) solution called the Cavity Field Controller (CFC). The CFC directs the amplitude and phase for the high power RF and directly influences beam acceleration and stability. In this paper we discuss a logically embedded Network Analyzer (NA) in situ with the digital feedback loop controlled via a MATLAB or EPICS interface. The embedded NA was used to evaluate the RF feedback stability and influence of the feedback parameters on the beam. We will also discuss diagnostics tools to investigate longitudinal beam dynamics and other functionality embedded into the FPGA fabric. Future development of the CFC implementation and hardware upgrades will also be discussed.
 
slides icon Slides FRFMPLCO01 [2.270 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-FRFMPLCO01  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)  
 
FRFMPLCO05 A Fast, Custom FPGA-Based Signal Processor and Its Applications to Intra-Train Beam Stabilisation ion, feedback, kicker, controls 137
 
  • G.B. Christian, N. Blaskovic Kraljevic, R.M. Bodenstein, T. Bromwich, P. Burrows, C. Perry, R.L. Ramjiawan, J. Roberts
    JAI, Oxford, United Kingdom
  • P. Burrows, C. Perry
    Oxford University, Physics Department, Oxford, Oxon, United Kingdom
  • J. Roberts
    CERN, Geneva, Switzerland
 
  A custom 9-channel feedback controller has been developed for low-latency applications in beam-based stabilisation. Fast 14-bit ADCs and DACs are used for high-resolution signal conversion and a Xilinx Virtex-5 FPGA is used for core high-bandwidth digital computation. The sampling, and fast digital logic, can be clocked in the range 200 to 400 MHz, derived from an external or internal source. A custom data acquisition system, based around LabVIEW, has been developed for real-time control and monitoring at up to 460 kbps transfer rates, and is capable of writing and reading from EPICS data records. Details of the hardware, signal processing, and data acquisition will be presented. Two examples of applications will also be presented: a position and angle bunch-by-bunch feedback system using strip-line beam position monitors to stabilise intra-train positional jitter to below the micron level with a latency less than 154 ns; and a phase feedforward system using RF cavity-based phase monitors to stabilise the downstream rms phase jitter to below 50 fs with a total latency less than the 380 ns beam time-of-flight.  
slides icon Slides FRFMPLCO05 [2.925 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-FRFMPLCO05  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)  
 
FRFMPLCO06 Harmony: A Generic FPGA Based Solution for Flexible Feedback Systems ion, hardware, controls, feedback 141
 
  • X. Serra-Gallifa, J.A. Avila-Abellan, M. Broseta, G. Cuní, D. Fernández-Carreiras, O. Matilla, A. Ruz
    ALBA-CELLS Synchrotron, Cerdanyola del Vallès, Spain
 
  Feedback and complex acquisition systems usually need real-time interaction among instruments with micro-second's time response. These implementations are hard to achieve with processors but feasible using FPGAs. There are some cases, such as synchrotron beamlines, where high flexibility and continuous tuning are also required, but the implementation of multiple full-custom FPGA designs are extremely time-consuming. Harmony is a solution based in FPGA that offers, via high level programming, a unique framework with common time base, data acquisition, storage, real-time processing, data sharing and diagnostic services designed to implement flexible feedback systems. It is based in two interconnect-ed buses: Self-Describing Bus, developed at CERN/GSI under OHWR license, that communicates with Control System; and Harmony Bus which creates a bus frame-work where different modules can share timestamped data capable of pre-programed events generation. The first version of Harmony is already successfully being used in Em# project which objective is the development of a performant four-channel electrometer.  
slides icon Slides FRFMPLCO06 [0.861 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-PCaPAC2016-FRFMPLCO06  
Export • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)