



# THDAPLCO01

## EMBEDDED CONTROL SYSTEM FOR PROGRAMMABLE MULTI-PURPOSE INSTRUMENTS

### Acknowledgements:

J. Avila-Abellán, S. Blanch-Torné, G. Cuní, D. Fernández-Carreiras,  
O. Matilla, J. Moldes, M. Rodríguez, S. Rubio-Manrique, J. Salabert,  
X. Serra-Gallifa, A. Milán, Peter Sjöblom





# Agenda

2

Project Concept

Electronic design

Software Project

Conclusions

# Project Concept


# Electronic design

## Software Project

## Conclusions

ALBA is a 3rd generation Synchrotron Light facility located in Cerdanyola del Vallès, (Barcelona), being the newest source in the Mediterranean area.

ALBA has a 3 GeV electron beam energy. It currently has eight operational beamlines, comprising soft and hard X-rays, which are devoted mainly to biosciences, condensed matter. There are two beamlines in construction (low-energy ultra-high-resolution angular photoemission for complex materials and microfocus for macromolecular crystallography).



BEAMLINES >		BL01 - MIRAS + INFRARED MICROSCOPY		BL04 - MSPD + MATERIALS SCIENCE AND POWDER DIFFRACTION BEAMLINE	
EIGHT OPERATING BEAMLINES HOST USER EXPERIMENTS TWO ADDITIONAL ONES ARE IN THE CONSTRUCTION STAGE.		Devoted to Fourier Transform Infrared (FTIR) spectroscopy and microscopy, a very potential tool to identify the vibrational signatures and therefore the chemical composition of materials.		High-resolution powder diffraction and high pressure powder diffraction using diamond anvil cells.	
<a href="#">HOME / BEAMLINES</a>		<a href="#">BL09 - MISTRAL + SOFT X-RAY MICROSCOPY</a>	<a href="#">BL11 - NCD + NON-CRYSTALLINE DIFFRACTION</a>	<a href="#">BL13 - XALOC + MACROMOLECULAR CRYSTALLOGRAPHY</a>	<a href="#">BL22 - CLÈSS + CORE LEVEL ABSORPTION &amp; EMISSION SPECTROSCOPIES</a>
		Cryo nano-tomography for biological applications. Spectroscopic imaging with various X-ray absorption edges.	Small Angle X-ray Scattering (SAXS) experiments provide structural and dynamic information of large molecular assemblies such as polymers, colloids, proteins and fibres, covering a wide range of research areas.	BL013-XALOC aims to provide Structural Biology groups with a flexible and reliable tool to help in solving structures of macromolecules and complexes.	BL22 - CLÈSS provides a simultaneous and unified access to two complementary techniques: absorption and emission spectroscopies.
<a href="#">BL24-CIRCE + PHOTOEMISSION SPECTROSCOPY AND MICROSCOPY</a>	<a href="#">BL29 - BOREAS + RESONANT ABSORPTION AND SCATTERING</a>	<a href="#">BLXX - LOREA + PHASE II - IN CONSTRUCTION STAGE</a>	<a href="#">BLXX - XAIRA + PHASE III - IN DESIGN STAGE</a>		
		BL24 - CIRCE is a variable polarization soft X-ray beamline dedicated to advanced photoemission experiments.	The variable polarization soft X-ray beamline is dedicated to fundamental, as well as applied, polarization-dependent spectroscopic investigation of advanced materials.	LOW-ENERGY ULTRA-HIGH-RESOLUTION ANGULAR PHOTOEMISSION FOR COMPLEX MATERIALS	MICROFOCUS BEAMLINE FOR MACROMOLECULAR CRYSTALLOGRAPHY

<https://www.cells.es/en>

# Product concept

- ALBA developed years ago a 4 independent channel electrometer
  - To measure from various sources of different nature and magnitude synchronously, while remaining flexible at the same time
- Overall performance is very good but minor changes are needed
- Em# arises to solve that few limitations and provide new functionalities to make it more versatile and customizable.
  - Use of standard interfaces to interconnect devices
  - Increase performance of ADC
  - Use an open-hardware (OHWR) FPGA board
    - Big community of OHWR developers, where to collaborate
  - Control application in a Single board computer(SBC)
- Open collaboration between institutes: ALBA, MAX-IV,...

Project Concept


Electronic design

Software Project

Conclusions

The hardware of the equipment is composed by the following boards:

- ❖ Simple PCI Express FMC Carrier (SPEC) (commercial, OHL)
- ❖ FPGA Mezzanine Card (FMC) (developed, OHL)
- ❖ Single Board Computer (SBC): Intel NUC DE3815TYBE (commercial)
- ❖ Front-End Board (FE) (developed)
- ❖ 4x ALBA Current amplifier (CAX) (modified)
- ❖ Current Amplifier Carrier Board (CACB)(developed)
- ❖ Power Supply Board (PSB)(developed)
- ❖ Display (commercial)



Project Concept

Electronic design

Software Project

Conclusions




# Software Design

Involves three software projects all together distributed in a single package

- The Operating System:
  - LINUX: It's Customizable, Open Source, Free, Fast, Secure, Well-Supported...
- The gateware (FPGA software)
  - High performance and fast data acquisition
- The main control software in the SBC (ALIN)
  - Manage different operations to control the Em# reducing the FPGA SW load & complexity
  - Standard, easy to develop, flexible and have a big performance


## Which LINUX distribution?



- + Readily available
- Large, usually 100+MB
- Not available for all architectures
- Not easy to customize
- Generally require native compilation



- + Smaller and flexible
- Very hard to handle cross-compilation and dependencies
- Not reproducible
- No benefit from other people's work



- + Small and flexible
- + Reproducible, handles cross-compilation and dependencies
- + Available for virtually all architectures
- One tool to learn
- Build time

Wide range of solutions: Yocto, PTXdist, Buildroot, LTIB, OpenBricks, OpenWRT...

### YOCOTO


- Builds a complete Linux distribution with binary packages.
- Powerful, and although it is complex and quite steep learning curve, it is quite flexible and offers a high rate of configurability
- Easy to combine it with a SVN, GIT, ...

## 2. Gateware

High performance and fast data acquisition

- Main software in SBC is not fast enough to get and process the acquisition data at 400KSamples/Second for the 4 channels via PCI.
- Acquisition through the fast acquisition bus: Harmony.

X. Serra, et al., "A Generic Fpga Based Solution for Flexible Feedback Systems", ALBA-CELLS Synchrotron, FRFMPLOCO06, PCaPAC 2016



### 1 Slow bus:

- Direct read of the FPGA blocks
- Use of the SDB structure
- Register map in external files auto-generated

### 2 Fast bus (Harmony):

- Use of dynamic ID's.
- The SBC configures the ID's using the slow bus
- FPGA stores data in the memory using the Fast Bus with ID and timestamp.

Main considerations:

- Possibility to add new functionality /requirements easily.
- Use of the Self Describing Bus (SDB) structure to access the FPGA data.
- Easy integration in any control system: ASCII commands following the Standard Commands for Programmable Instruments (SCPI).
- Local control through a touch-screen display

## Self Describing Bus (SDB)

- Developed by CERN OHR group. <http://www.ohwr.org/>
- Allows to enumerate the cores that are available in the current FPGA binary
- It is a self description structure that provides metadata about the logic blocks.
- Each block is assigned to a virtual memory address and its contents is defined in the FPGA code (configuration parameters or data).




OPEN HARDWARE REPOSITORY


#	BusPath	VendorId	Product	Address range(hex)	Description	BaseAddress:	0x2000L
0	0.0	0000000000000651:e6a542c9		0x0L-0xffffL	WB4-Crossbar-GSI	BusPath level:	1.3
1	0.1	000000000000ce42:00000001		0x1000L-0x103fL	WB-DMA.Control	Record type	Device Record
2	0.2	000000000000ce42:779c5443		0x1100L-0x11ffL	WB-OneWire-Master	ABI class	0x00: 00 00
3	0.3	000000000000ce42:00000003		0x1200L-0x121fL	WB-SPEC-CSR	ABI version major	0x04: 01
4	0.4	000000000000ce42:00000013		0x1300L-0x13ffL	WB-VIC-Int.Control	ABI version minor	0x06: 01
5	0.5	000000000000ce42:ds735ab4		0x1400L-0x140fL	WB-DMA.EIC	Bus-specific field	0x07: 00 00 00 04
6	0.6	000000000000alba:0000fd11		0x1500L-0x150bL	WB-HRMY-CROSSBAR	First address	0x08: 00 00 00 00 00 00 12 00
7	0.7	0000000000000651:eeff0b198		0x2000L-0x3fffL	WB4-Bridge-GSI	Last address	0x10: 00 00 00 00 00 00 12 30
8	0.8	0000000000000651:eeff0b198		0x4000L-0x5ffffL	WB4-Bridge-GSI	Vendor	0x18: 00 00 00 00 00 00 00 al ba
9	0.9	..<< Repository-url >>...		.....	https://gitcomputing.cells.es/electronics/em2.git	Device	0x20: 00 00 06 08
10	0.10	....<< Synthesis >>....		.....	spec_top_fmc_adc	Version	0x24: 00 00 00 03
11	0.11	000000000000alba:f0884024		.....	spec_fmcadc400k18b	Date	0x28: 20 16 02 24
12	1.0	0000000000000651:e6a542c9		0x2000L-0x3fffL	WB4-Crossbar-GSI	Name	0x2c: WB-FMC-ADC-Core
13	1.1	000000000000alba:0000fd11		0x3000L-0x300bL	WB-HRMY-CROSSBAR	Record Type	0x3f: 0x1L
14	1.2	000000000000ce42:123c5443		0x3100L-0x31ffL	WB-I2C-Master		
15	1.3	000000000000alba:00000008		0x3200L-0x3230L	WB-FMC-ADC-Core		
16	1.4	000000000000alba:7565c07b		0x3300L-0x3307L	WB-FMC-FV-CONTROL		
17	1.5	000000000000alba:00000609		0x3400L-0x340fL	WB-FMC-EM2-SPI-CORE		
18	1.6	000000000000alba:10856d31		0x3500L-0x353bL	WB-EM2-DIGITAL_IO		
19	1.7	000000000000alba:9eb04e14		0x3600L-0x360fL	EM2_DAC		
20	2.0	0000000000000651:e6a542c9		0x4000L-0x5ffffL	WB4-Crossbar-GSI		
21	2.1	000000000000alba:00000fd11		0x5000L-0x500bL	WB-HRMY-CROSSBAR		
22	2.2	000000000000alba:00000fdfaf		0x5100L-0x510fL	WB-HRMY-ID-GEN		
23	2.3	000000000000alba:00000f009		0x5200L-0x520fL	WB-HRMY-MEMORY		
24	2.4	000000000000alba:efea35a4		0x5300L-0x5307L	WB-HRMY-FIFO		
25	2.5	000000000000alba:efea35a4		0x5350L-0x5357L	WB-HRMY-FIFO		
26	2.6	000000000000alba:efea35a4		0x5400L-0x5407L	WB-HRMY-FIFO		
27	2.7	000000000000alba:efea35a4		0x5450L-0x5457L	WB-HRMY-FIFO		
28	2.8	000000000000alba:b379b5a4		0x5500L-0x550fL	WB-HRMY-AVERAGE		
29	2.9	000000000000alba:b379b5a4		0x5550L-0x555fL	WB-HRMY-AVERAGE		
30	2.10	000000000000alba:b379b5a4		0x5600L-0x560fL	WB-HRMY-AVERAGE		
31	2.11	000000000000alba:b379b5a4		0x5650L-0x565fL	WB-HRMY-AVERAGE		

### 3. Main control software – ALIN (3/7)

#### Software architecture in SBC




#### Software architecture in detail



### 3. Main control software – ALIN (5/7)

#### ❖ Main equipment control



- In the middleware **Harmony Control** module.
  - Configures the acquisition
  - Starts/stop it
  - Process the acquired data in the FPGA memory.
  - Use of an external configuration file with predefined parameters.
- Specific FPGA block drivers contain commands like init, start, read data,...
- **Alindev.py** individual control of FPGA blocks
  - Access to configuration parameters
  - Data access through virtual memory address.
  - Device pickle files containing the register map (SDB structure)
- **Alin.py** gets the SDB structure.
  - Available blocks in the FPGA
  - Virtual memory addresses for each block.
- **Spec.ko** and **Fmc.ko** linux kernel drivers (source code provided by OHR) provide FPGA access



### 3. Main control software – ALIN (6/7)

#### ❖ Remote monitoring & control

- Via Communications ports 5025:
  - ASCII commands that follow the Standard Protocol for Programmable Instruments (**SCPI**).
  - List of commands and their corresponding callback in **SCPI middleware** while protocol in **SCPI driver**.
- SSH:
  - Expert control for designers
  - Handful set of tools to check/configure the FPGA



#### ➤ Via Web (port 8888)

- **Webserver middleware** starts/stops the server and generates data JSON file periodically.
- Web contents updated in browser client using JavaScript and jQuery to read the JSON file.
- POST PHP method is used to execute equipment commands in server side.


### 3. Main control software – ALIN (7/7)

#### ❖ Diagnostics

- Check the harmony bus stability
- Check FPGA cores failures
- PSB board control and consumption self-detection using **Ads7828** (ADC) and **Mcp23008** (Port-Expander) drivers via I2C.

#### ❖ Local control

- Through the touch-screen display.
- Navigation menus allowing user control in the **Display middleware**.
- High-level language communication protocol via I2C in the **edip128 driver**.



Project Concept

Electronic design

Software Project

Conclusions

- Em# achieves unique characteristics in an electrometer (accuracy, bias voltage, processing capabilities...) with a reduced cost
- The software project is modular and easy to adapt to any other similar hardware approach.
- Easy integration into any control system.
- Clear separation between FPGA and SBC responsibilities
  - Configuration and control resides in the SBC
  - Data acquisition in the FPGA.
- Functionality not limited to work only as an electrometer
  - It can be easily adapted and extended

## Questions / Comments?

Manuel Broseta

Computing Division

✉ [mbroseta@cells.es](mailto:mbroseta@cells.es)

📱 +34 93 592 4464

See you soon....

