A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Odagiri, J.-I.

Paper Title Page
TUP084 Upgrading the Control System of RIKEN RI Beam Factory for New Injector 275
 
  • M. Komiyama, M. Fujimaki, N. Fukunishi
    RIKEN Nishina Center, Wako
  • J.-I. Odagiri
    KEK, Ibaraki
  • A. Uchiyama
    SHI Accelerator Service ltd., Tokyo
 
  To boost up the intensity of the uranium beam accelerated in the RIKEN RI Beam Factory (RIBF), a new 28GHz superconducting ECR ion source was constructed in 2008. The standalone commissioning of the ion source has started in early 2009. In order to control the ion source as a part of the RIBF accelerator complex, we introduced F3RP61-2L as IOCs and integrated them into the existing EPICS-based RIBF control system. F3RP61-2L is a new CPU module running Linux, which functions with the I/O modules of FA-M3 PLC on the PLC-bus. We have confirmed stable operation of EPICS on F3RP61-2L and found that the new IOC makes our control system simpler and easier to maintain. We will report the details of the control system of the new ion source and its integration into the whole RIBF control system.  
WEC006 The Accelerator Protection System Based on Embedded EPICS for J-PARC 406
 
  • H. Nakagawa, A. Akiyama, J.-I. Odagiri
    KEK, Ibaraki
  • Y. Kato
    JAEA/J-PARC, Tokai-Mura, Naka-Gun, Ibaraki-Ken
 
  There is the 4 output beam line at the MainRing(MR) in J-PARC. The Accelerator protection system (MPS-MR) watches the devices which deals with destination of the beam. Then, the heart for the logic judgment carries out the complicated logic treatment using FPGA (Virtex-4 FX). This FPGA takes in destination information of the beam, and the logical operation with trouble information is carried out to make an output. Then, the FPGA takes in the information on the destination of the beam using the LAN. In addition, information of the abnormal equipment which becomes the reason for the beam to be stopped is sent to OPI using the LAN. By giving PowerPC core to realize this communication function in the FPGA, LINUX+EPICS is operated on the PowerPC core. Though there are both logic processing unit and CPU on one element, because, the information transfer in high speed between logic processing unit and CPU is possible without requiring the complicated external wiring. In this reason, the system can be very efficiently constructed. This paper describes the detail of the design and the implementation, as well as the experiences of the system in the operation of the J-PARC MR.  
WEP037 Implementation of PIC-based Embedded I/O Controller with EPICS for RILAC Control System 477
 
  • A. Uchiyama
    SHI Accelerator Service ltd., Tokyo
  • M. Fujimaki, M. Komiyama
    RIKEN Nishina Center, Wako
  • J.-I. Odagiri
    KEK, Ibaraki
  • H. Yamauchi
    SHI Accelerator Service Ltd., Tokyo
 
  In the RIKEN RI beam factory project (RIBF), the accelerators are operated by the remote control system based on EPICS. On the other hand, for RIKEN Linear Accelerator (RILAC) of RIBF injector, the control system include not only EPICS-based controllers, but also handmade hard-wired controllers still in operation. It is required to replace the handmade hard-wired controllers with ones which can interface with the EPICS-based system on an ethernet interface. Since sequential logic control is not required on the controllers, costly Programmable Logic Controllers (PLCs) are not the appropriate candidate. To implement the low cost embedded controller in our system, we developed EPICS device support using asynDriver for PIC Network Interface Card (PICNIC*). The characteristics of PICNIC is Microchip PIC16F877 based embedded I/O controller with a network interface, a serial port, DIO 8ch and AI 4ch. It is suitable to use this controller for simple control, such as on-off control using electromagnetic relay. In April 2009, we started to adopt PICNIC as one of the remote controller in RILAC control system. In our contribution, we report this system and present the status in detail.

*http://www.tristate.ne.jp/picnic-e.htm

 
WEP070 Data Acquisition System of Beam Loss Monitors of the J-PARC Main Ring 537
 
  • S. Motohashi, M. Takagi
    Kanto Information Service (KIS), Accelerator Group, Ibaraki
  • D. A. Arakawa, Y. Hashimoto, N. Kamikubota, H. Nakagawa, J.-I. Odagiri, T. Toyama, S. Yamada, N. Yamamoto
    KEK, Ibaraki
 
  Beam loss monitors are essential diagnostic devices for the operation of J-PARC Main Ring, which aims at the acceleration of the world-highest-power proton beams. The data acquisition system of the beam loss monitors is required to measure the time structure of the output signal integrated during the acceleration cycle. The repetition rate of the measurement in the duration needs to reach at a level of tens of Hertz with time jitters less than a few milliseconds. In addition, the measured data must be accessible by the EPICS-based control system, which manages the whole accelerator control. In order to satisfy the requirement, a new type of Input / Output Controller (IOC), which runs Linux on a CPU module of FA-M3 Programmable Logic Controller (PLC), has been adopted. To execute the data acquisition, the CPU module functions with high speed data acquisition modules of FA-M3 on the PLC-bus. We found that the IOC could meet the requirements and the development and maintenance of the software for the IOC was considerably efficient.  
WEP074 Upgrading the Control System of the Movable Masks for KEKB 546
 
  • T. Nakamura
    MELCO SC, Tsukuba
  • K. Furukawa, T. T. Nakamura, J.-I. Odagiri
    KEK, Ibaraki
 
  The positron ring and the electron ring of KEKB have their own dedicated movable masks to cut off spent electrons/positrons near the beam orbit to reduce background in the detector. The stepping motor drivers of the movable masks were controlled by a Programable Logic Controller (PLC), which was supervised by a VME-based IOC. The IOC and the PLC was connected with each other by using GP-IB interface for the communication. Recently, however, the GP-IB connection came to be unstable causing communication errors between the IOC and the PLC. In order to solve the problem, a new type of IOC, which runs Linux on a CPU module of FA-M3 PLC, has been adopted. The CPU functions with standard I/O modules of FA-M3 on the PLC-bus. In this control system, we replaced an existing ladder CPU with the IOC and the ladder program with an EPICS sequencer program for the efficiency of software development and ease of maintenance. The new IOC has been successfully serving since it was put in operation in September 2008. In this paper, we describe the details of the new control system and its experiences up to the date.  
WEP076 Control of the J-PARC Slow Extraction Line Based on Embedded EPICS 549
 
  • M. Takagi
    Kanto Information Service (KIS), Accelerator Group, Ibaraki
  • N. Kamikubota, A. Kiyomichi, S. Murasugi, R. Muto, H. Nakagawa, J.-I. Odagiri, K. Okamura, Y. Shirakabe, M. Tomizawa, N. Yamamoto
    KEK, Ibaraki
 
  The J-PARC Main Ring supplies high energy proton beams to the hadron experiment facility through the slow extraction line. It comprised of a series of septa, staring from a pair of electrostatic septa (ESS) followed by magnetic septa, and some of those septa are movable by using stepping motors to adjust their positions for a better optics. In order to control the power supplies of the septa and the stepping motors, an EPICS-based control is implemented based on a new type of Input / Output Controller (IOC), which runs Linux on a CPU module of FA-M3 Programmable Logic Controller (PLC). The CPU functions with normal I/O modules of FA-M3 on the PLC-bus. The most remarkable feature of the control system is that we replaced ladder programs with EPICS sequencer programs for the efficiency of the software development and ease of maintenance. And we found that the new type of IOCs had worked without any serious troubles during the beam commissioning period, from Run#21(Jan.2009) through Run22(Feb.2009). This paper describes the details of the new IOC and its experiences in J-PARC operation including long term stability.  
WEP082 Embedded EPICS Controller for KEKB Pulsed Quadrupole Magnet Power Supply 558
 
  • K. Mikawa, K. Furukawa, T. Mimashi, J.-I. Odagiri
    KEK, Ibaraki
  • T. Nakamura
    MELCO SC, Tsukuba
 
  The pulsed quadrupole magnets have been installed in KEKB for the betatron tune adjustment. These magnets need to be controlled by the existing EPICS-based control system of the KEKB accelerator. While the control logic required for the operation of the magnet power supplies is rather conventional, it is preferable that we choose a front-end controller which allows us to develop and maintain the software in a highly efficient manner to cope with limited human resources. In order to satisfy this requirement, a new type of Input / Output Controller (IOC), which runs Linux on a CPU module of FA-M3 Programmable Logic Controller (PLC), has been adopted. The CPU functions with normal I/O modules of FA-M3 on the PLC-bus. We found that replacing ladder programs with EPICS sequencer makes the development and maintenance of the software for the IOC considerably efficient. This paper describes the details of the new IOC and its experiences in KEKB operation including long term stability.  
THD005 Application of EPICS on F3RP61 to Accelerator Control 916
 
  • J.-I. Odagiri, S. Araki, K. Furukawa, N. Kamikubota, A. Kiyomichi, K. Mikawa, S. Murasugi, H. Nakagawa, T. T. Nakamura, S. Yamada, N. Yamamoto
    KEK, Ibaraki
  • K. Kameda, T. Natsui, H. Shiratsu
    Yokogawa, Tokyo
  • M. Komiyama
    RIKEN Nishina Center, Wako
  • S. Motohashi, M. Takagi
    Kanto Information Service (KIS), Accelerator Group, Ibaraki
  • N. Nagura
    Nippon Advanced Technology Co. Ltd., Ibaraki-prefecture
  • T. Nakamura
    MELCO SC, Tsukuba
  • A. Uchiyama
    SHI Accelerator Service ltd., Tokyo
 
  A new type of Input / Output Controller (IOC) has been developed based on F3RP61, a CPU module of FA-M3 Programmable Logic Controller (PLC). Since the CPU module runs Linux as its operating system, it takes no special effort to run EPICS IOC core program on the CPU module. With the aid of wide variety of I/O modules of FA-M3 PLC, the F3RP61-based IOC has various applications in accelerator control, such as magnet power supply control, monitoring interlock system, stepping motor control, data acquisition from beam monitors and so forth. The adoption of the new IOC makes the architecture of accelerator control systems simpler by unifying the two layers of front-end computers, i.e., the IOC layer and the PLC layer, into one layer. We found that the simplification of the control system architecture helps us to reduce the time and cost for the development and maintenance of the application software.