A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Gessler, P.

Paper Title Page
TUP035 JDDD in Action 164
 
  • E. Sombrowski, P. Gessler, A. Petrosyan, K. Rehlich
    DESY, Hamburg
  • J. M. Meyer
    ESRF, Grenoble
 
  During the last two years the storage ring PETRA at DESY has been widely rebuild (now called PETRA III), to become soon one of the most brilliant X-ray sources worldwide. The vacuum controls of this third generation light source have been implemented using DOOCS and TINE on the hardware level and jddd (Java DOOCS Data Display) on the GUI layer. jddd is a graphical editor for designing and running control system applications. It allows a simple creation of complex control panels with a rich set of ready-made components/widgets. The ongoing commissioning of PETRA III proved that jddd fits the requirements of good control applications in terms of stability, reliability and performance. Currently 4 different control system interfaces are implemented in jddd: DOOCS, TINE, TANGO and EPICS. Even mixing values of these control systems can be done, allowing an interoperability between the different worlds. That makes jddd interesting not only for DESY but also for other institutes. jddd is available as free software under the GNU General Public License (GPL). It is currently evaluated by various institutes like ESRF, PSI, Soleil, Trieste (using TANGO) and PSI, ITER, Cornell (using EPICS).  
WEP045 A Pico-Second Stable Clock and Trigger Distribution System for the European XFEL 489
 
  • P. Gessler, K. Rehlich
    DESY, Hamburg
  • C. Bohm, A. Hidvegi
    Stockholm University, Stockholm
 
  For the operation of the European X-Ray Free Electron Laser (XFEL), a system wide synchronous low-jitter clock and precise, adjustable triggers must be generated and distributed throughout the 3.5 km long facility. Consumers are numerous diagnostics, controls, and experiments. Fast ADCs require the jitter of a distributed 1.3GHz clock to be in the order of a few pico seconds (RMS) and synchronized to the accelerating RF. Due to cable lengths, and the temperature dependence of the propagation speed, temperature drifts are a serious issue. Therefore a complex monitoring and compensation mechanism has been developed to minimize these effects. The hardware platform of the XFEL will be based on the new standard μTCA and ATCA. Therefore the timing is implemented as a AMC (Advanced Mezzanine Card) module that fits into both crate systems. A prototype of this new clock and trigger system has been developed and first measurements have shown, that the strong requirements can be fulfilled.  
poster icon Poster