# Two-Klystron Binary Pulse Compression at SLAC* 

Z. D. Farkas, T. L. Lavine, A. Menegat, A. E. Vlieks, J. W. Wang and P. B. Wilson Stanford Linear Accelerator Center, Stanford University, Stanford, CA 94309 USA

## Abstract

The Binary Pulse Compression system installed at SLAC was tested using two klystrons, one with 10 MW and the other with 34 MW output. By compressing $560-$ ns klystron pulses into 70 ns , the measured BPC output was 175 MW , limited by the available power from the two klystrons. This output was used to provide $100-\mathrm{MW}$ input to a 30 -cell X-band structure in which a $100-\mathrm{MV} / \mathrm{m}$ gradient was obtained. This system, using the higher klystron outputs expected in the future has the potential to deliver the 350 MW needed to obtain $100 \mathrm{MV} / \mathrm{m}$ gradients in the $1.8-\mathrm{m}$ NLC prototype structure. This note describes the timing, triggering, and phase coding used in the twoklystron experiment, and the expected and measured network response to three- or two-stage modulation.

## INTRODUCTION

The Binary Pulse Compression (BPC) system [1] consists of a BPC network and its appropriately modulated drive. A BPC network consists of one or more stages. Each stage consists of a hybrid whose two isolated ports are used as inputs and the remaining two ports as outputs with one output port followed by a delay line. The delays decrease in a binary fashion, with the last delay equal to the output pulse width.

Because more klystrons became available, the oneklystron BPC [2] was converted into the standard twoklystron, BPC system. The systen consists of a three-stage BPC network, followed by a combiner, with its klystron drive and its load, and is shown in Fig. 1.

If, and only if, the two input powers are equal, does a switchable $\pi$ phase-shift (PSK) direct all of the input powers into one or into the other output port of each hybrid. But, as we shall now show, the deviation from this ideal is small even for large input power ratios. Using superposition and energy conservation one can show that the two output powers of a hybrid in terms of its two input powers are

$$
\begin{align*}
& P_{o a}=\frac{P_{i a}}{2}+\frac{P_{i b}}{2}+\sqrt{P_{i a} P_{i b}} \cos \phi .  \tag{1}\\
& P_{o b}=\frac{P_{i a}}{2}+\frac{P_{i b}}{2}-\sqrt{P_{i a} P_{i b}} \cos \phi . \tag{2}
\end{align*}
$$

Here, $\phi$ is the phase difference between the input fields. We adjust the phase shifters so that $\phi=0.0^{\circ}$. Then

$$
\begin{equation*}
P_{o a}=\left[\sqrt{\frac{P_{i a}}{2}}+\sqrt{\frac{P_{i b}}{2}}\right]^{2}, \quad P_{o b}=\left[\sqrt{\frac{P_{i a}}{2}}-\sqrt{\frac{P_{i b}}{2}}\right]^{2} . \tag{3}
\end{equation*}
$$

[^0]

Figure 1. BPC network with its klystron drive and accelerator structure load.


Figure 2. Two-klystron BPC drive system.
Let $x=P_{i b} / P_{i a}$ and $P_{s}=P_{i a}+P_{i b}$, then

$$
\begin{equation*}
P_{o a} / P_{s}=\frac{[1+\sqrt{x}]^{2}}{2(1+x)}, \quad P_{o b} / P_{1}=\frac{[1-\sqrt{x}]^{2}}{2(1+x)} . \tag{4}
\end{equation*}
$$

If we switch to $\phi=180^{\circ}$, then the roles of outputs A and $B$ are reversed. An input power ratio of $3: 4$, reduces the output by $0.5 \%$ and a ratio of $1: 4$ reduces the output by $10 \%$.

## TIMING

The Two-klystron BPC drive system is shown in lig. 2. The output pulses from the two klystrons and the noodulation transitions must arrive simultaneously at the (wi) inputs to hybrid 1, which are also the inputs to the IBPC network. Thus the time delay of the two paths of the RF leaving the PSK modulator, path $A$ and path $B$, Hown in Fig. 2, must be equal. The modulation of PSK I traverses both paths, and, therefore, it was used to adImst the delay of the two paths to make then equal to each


Phase detected output of path A, (CA, CKA, CIA). Also PD1 output if PSK A only is modulated


Phase detected output of path B, (CB, CKB, CIB). Also PD1 output if both PSK A and PSK B are modulated

Figure 3. Three-stage BPC modulation (horizontal unit $=7(0 \mathrm{~ns})$.

limure 4. Three-stage BPC outputs.
other. It was accomplished as follows. A phase transition was applied to PSK A and the detected pulse was monitored at the output C1 of hybrid 1. With klystron B turned on, the position of the phase transition, as indicated by its "marker" on the scope, was noted. Then klystron B was turned off and klystron A was turned on. Again the position of the "marker" was noted. The delay of this marker from its previous position was the delay, in the form of WR90 waveguide added to path A. If both klystrons are on then both markers will appear and will coincide when Path A and path B time delays are equal.

## THREE-STAGE BPC.

The coding for a three-stage BPC and the resulting phase detected waveforms are shown in Fig. 3. We have a three stage BPC followed by a combiner. The time delay of the last delay line, and hence the duration of the output pulse, is 70 ns . The experimentally obtained outputs art shown in Fig. 4. The amplitude and phase of the combiner output pulse are shown in Fig. 5. The power was increased over several woeks, as the various compenents underwent RF proccessing, untill the three-Stage BPC plus combiner provided $\approx 175 \mathrm{MW} .50 \mu \mathrm{~s}$ flat-top output pulse. This output was fed into the 30 cavity accelerator where it was used to study dark current in the section at up to 100 MV/maccelerating gradients. This is reported on at this conference [3].

The peak power of the 600 ns klystron output pulses was 34 MW for klystron B and 10 MW for klystron A. Thus the BPC plus combiner power gain was $175 / 44=4$, rather than the ideal gain of 8 . It is not difficult to account for the 3 dB loss. The turn-around and phase-shifter loss is $0.4 \times 3=1.2 \mathrm{IB}$, the hybrid loss is $0.3 \times 4=1.2 \mathrm{~dB}$. the total delay line loss including the loss of several WR90 stainless-steel flanges (the loss can be eliminated by copper plating them) is 0.6 dB .



Figure 6. Two-stage BPC outputs

## TWO-STAGE MODLLATION.

The three-stage BPC network presents a match to the Klystrons no matter what the setting of the phase shifters o the input modulation (see Fig 1). With two-stage modulation turned on, adjust $\phi_{1}$ to minimize HlOB during $\mathrm{t}=0$ $10 t=1$. Then adjust $\phi_{2}$ to minimize H 2 OB during $\mathrm{t}=4$ to $1=6$. During $t=6$ to $t=8$, both inputs to H3 are 4 units high and 2 units wide. Adjust $\phi_{3}$ to combine the powns at H3OB. This output is 2 units ( 140 ns ) wide and 8 mits high pulse. Hybrid 4 divides the its input power at HIIB into two equal 4 -unit high at H 4 OA and at H 4 OB . We still have a two-stage BPC, each klystron output is quadrupled and its pulse width reduced by a factor of 4 . But the combiner is neutralized by a divider. The experimeutally obtained outputs are shown in Fig. 6. With some mimor mecahnical modification we can send the combined wo-stage BPC outputs directly into the bunker to the acmator section input, as indicated in Fig. 1.

## POWERS FOR SLAC <br> EXPERIMENTAL SECTIONS

Table 1 lists the requirements needed to attain accel1, wating gradients of $G_{r}=100 \mathrm{MV} / \mathrm{m}$ in the SLAC experinental accelerator sections. The third and fourth lines list the required pulse widths and peak powers into the $s L A(:$ experimental accelerator sections. The bottom line lis1s the power/klystron needed to achieve this. A 0.5 dB atlemmation from Klystron output to BPC input was as-- umed. Assuming that our present klystrons can deliver a $31 \mathrm{MW}-600 \mathrm{~ns}$ pulses, a gradient of $100 \mathrm{MV} / \mathrm{m}$ in the If cmsection is attainable. With the three-stage BPC, Fi) ns output pulse, the required power/klystron to attain $100 \mathrm{MV} / \mathrm{m}$ in the 180 cm section is 5.5 MW . but the section will be only half full. With 34 MW, and a three--tage BPC the gradient attainable in the 180 cm section

Table I. Peak powers for $100 \mathrm{MV} / \mathrm{m}$ gradient in the SLAC experimental accelerator sections

| Structure Length | 30 cm | 75 cm | 180 cm | 180 cm |
| :---: | :---: | :---: | :---: | :---: |
| Structure Fill Time | 50 ns | 50 ns | 100 | 100 ns |
| Input Pulse Width | 70 ns | 70 ns | 70 ns | 140 ns |
| Structure Input Power | 100 MW | 220 MW | 350 MW | 350 MW |
| Atten. BPC: Ourput <br> to Struc. Input. | 1.76 dB | 0.5 dB | 0.5 dB | 0.5 dB |
| Combiner Output | 150 MW | 224 MW | 389 MW | 389 MW |
| Power Gain | 4 | 4 | 4 | $3(2$ stage) |
| Sum of BPC Input <br> Powers | 37.5 MW | 61 MW | 97.2 | 129 MW |
| Sum of Kly. Output <br> Powers | 42 MW | 68 MW | 109 MW | 144 MW |
| Power/Klystrou | 21 MW | 34 MW | 55 MW | 72 MW |

$G_{r}=\sqrt{34 / 55} \times 100=79 \mathrm{MV} / \mathrm{m}$. With the two-stage $\mathrm{BPC}, 140$ ns pulse. $G_{r}=\sqrt{34 / 72} \times 100=69 \mathrm{MV} / \mathrm{m}$.

## COMPARISM WITH SLED-II

For the SLAC three-stage BPC, the measured conbined power divided by the power per klystron was 8 . It probably can be increased to 10 with minor modifications. A klystron output pulse width of 600 ns means an $8: 1$ compression factor for a $\overline{1} 0$ ns structure input pulse, and $5: 1$ for a 140 ns structure input pulse. The ideal SLED-II power gain is about half the actual BPC gain. Hence, for the same klystron power and pulse width, the gradients attainable with SLED-II are about $1 / \sqrt{2}$ that of the BPC. Of course, one can combine the outputs of two klystrons and reach the same gradient as with the BPC. But this would require the installation of another high power hybrid. With the BP(', the combiner is allready in place.

The delay line time delays are $T_{d}=\left(P_{g}+1\right) T_{p}$ for the BPC and $T_{d}=T_{n}$ for SLED-II. For $P_{g}=2$, the BPC requires half the SLED-II delay line length per klystron, and its efficiency is $100 \%$ rather than the $78 \%$ for SLED-II. The required line that transmits power to the second accelerator section can br made part of the delay line. Practical efficiencies greater than $90 \%$ are achievable. The length of the delay line per klystron for a two-stage BPC. is 1.5 times that of SLIDD-II.

## REFERENCES

1. Z. D. Farkas, "Binary Peak Power Multiplier and its Application to Linear Accelerator Design". IEEE TRAN. MTT-34, p. 1036, October 1986.
2. Z. D. Farkas, et. al. "Radio Frequency Pulse Compression Experiments at SLAC", SLAC-PCB-5409. January 1!991.
3. J. W. Wang, et. al. "High-Power Experiments in X-band Acotrator Stuctures" PAC93. May 1993.

[^0]:    * Work supported by Department of Energy contract DE-AC03-76SF00515.

