JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.


BiBTeX citation export for MOPHA153: SoC Technology for Embedded Control and Interlocking Within Fast Pulsed Systems at CERN

@InProceedings{vantrappen:icalepcs2019-mopha153,
  author       = {P. Van Trappen and E. Carlier and M. Gauthier and N. Magnin and E.J. Oltedal and J. Schipper},
  title        = {{SoC Technology for Embedded Control and Interlocking Within Fast Pulsed Systems at CERN}},
  booktitle    = {Proc. ICALEPCS'19},
  pages        = {592--596},
  paper        = {MOPHA153},
  language     = {english},
  keywords     = {controls, software, hardware, FPGA, real-time},
  venue        = {New York, NY, USA},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {17},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {08},
  year         = {2020},
  issn         = {2226-0358},
  isbn         = {978-3-95450-209-7},
  doi          = {10.18429/JACoW-ICALEPCS2019-MOPHA153},
  url          = {https://jacow.org/icalepcs2019/papers/mopha153.pdf},
  note         = {https://doi.org/10.18429/JACoW-ICALEPCS2019-MOPHA153},
  abstract     = {The control of pulsed systems at CERN requires often the use of fast digital electronics to perform tight timing control and fast protection of high-voltage pulsed generators. For the implementation of such functionalities, a FPGA is the perfect candidate for the digital logic, however with limited integration potential within the control system. The market push for integrated devices, so called System on a Chip (SoC) - a tightly coupled ARM processing system and specific programmable logic in a single device, has allowed a better integration of the various components required for the control of pulsed systems. This technology is used for the implementation of fast switch interlocking logic, integrated within the CERN control framework by using embedded Linux running a Snap7 server. It is also used for the implementation of a lower-tier communication bridge between a front-end computer and a high fan-out multiplexing programmable logic for timing and analogue low-level control. This paper presents these two projects where the SoC technology has been deployed and discusses possible further applications within distributed real-time control architecture for distributed pulsed systems.},
}