

The Implementation of KSTAR Fast Interlock System using compact-RIO

• Myungkyu Kim, Taehyun Tak, Jaesic Hong, NFRI, Deajeon, Korea

In the tokamak using superconducting magnet that can operate in long pulse with high temperature and density plasma, the interlock system is becoming more and more important to protect the device itself. Korean Super-conducting Tokamak Advanced Research (KSTAR) achieved high-confinement mode (H-mode) operation for 70 seconds in 2016. In this case, it is necessary to have precise and fast operation protection device to protect Plasma Facing Component (PFC) from high energy and long pulse plasma. The higher the energy of the plasma, the faster the protection is required, and the protection logic should be implemented to process the signals from the various devices as quickly as possible. To meet these requirements, KSTAR implemented the Fast Interlock System (FIS) using NI's Compact Reconfigurable Input Output (c-RIO). The c-RIO is a device using FPGA (Field Programmable Gate Array), its form is similar to PLC (Programmable Logic Controller) and is easy to expand I/O. The implemented protection logic is performed in the FPGA, so input and output can be processed quickly and much. The EPICS IOC performs communication with peripheral devices (PCS, CCS, SIS, heating devices) and operation of c-RIO.


History of KSTAR Fast Interlock System

- 1st Version, 2009
Central Control System (CCS) activates heating stop from Plasma Control System (PCS) using RFM within 200ms.
- 2nd Version, 2012
Fast interlock interface activates heating stop from plasma current (Ip) signal using Timing Synchronization System (TSS).
- 3rd Version, 2014
2nd Version plus
Plasma Facing Component (PFC) fault, NB armor fault, CCS to PCS using RFM

c-RIO module description

Modules	Description	No.
NI 9159	14-slot chassis, LX110 FPGA, MXIe	1
NI 9402	4-ch, 55ns, DIO, BNC	4
NI 9401	8-ch, 100ns, DIO, 25pin D-SUB	2
NI 9426	32-ch, 7μs, DI, 37pin D-SUB	2
NI 9477	32-ch, 8μs, DO, 37pin D-SUB	2
NI 9215	4-ch, 100kS/s/ch, 16 bit AI, BNC	2

FPGA Logic



Test result for the Counter loop(heartbeat error)

PCS Heartbeat(HBT) error forced generation

File	Edit	View	Search	Terminal	Help
root@fastIOC:/usr/local/epics/siteApp/fis/ioc/iocBoot/iocfisIOC (on fastIOC)					
auxDO105 : T2, True = ON auxDO7 : reset, True = ON auxDO100 : HBT error, False=ON					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:14:51.411684 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:14:54.674846 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:15:11.909170 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:15:28.782058 FALSE					
FIS-SRV-HWCF:NI9159-0-auxAI7 2017-04-17 11:15:28.790971 1.68748e+06					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:15:53.653142 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:15:58.708233 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:16:01.652333 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:16:19.796365 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:16:48.773114 TRUE					
FIS-SRV-HWCF:NI9159-0-auxAI7 2017-04-17 11:16:50.884812 FALSE					
FIS-SRV-HWCF:NI9159-0-auxAI7 2017-04-17 11:16:50.890941 2.11369					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:17:14.853237 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:17:23.045226 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:17:32.310262 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:18:03.912902 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:18:05.477929 FALSE					
FIS-SRV-HWCF:NI9159-0-auxAI7 2017-04-17 11:18:05.490945 1.56702					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:18:14.886126 TRUE					
FIS-SRV-HWCF:NI9159-0-auxD0105 2017-04-17 11:18:19.943779 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD07 2017-04-17 11:18:25.189839 FALSE					
FIS-SRV-HWCF:NI9159-0-auxD0100 2017-04-17 11:18:30.165815 TRUE					

- HBT fault occurs when the same value exceeds 200 times during 1 kHz HBT at 10 μs clock.
- Theoretically, 1st detection is possible only after 2ms!


Conclusion & Future works

- 4th version The KSTAR Fast Interlock System was installed hardware and software for 2017 operation.
- However, due to the early termination of the unexpected campaign, commissioning on actual equipment had to be delayed until 2018.
- FPGA programming is preparing for more features and a variety of situations, and will be applied in 2018.
- Also, in the long term, Fast Interlock Server will share information with PCS and RFM Gate-way using Synchronous Databus Network (SDN) of ITER.

Why c-RIO?

- Fast response time, fast processing time
- Proven device, platform, high reliability
- Easily implement and modify logic using FPGA and LabVIEW
- Fast system development
- Communication with EPICS using IRIO is possible.

Configuration of KSTAR fast Interlock System



Conditions for fast Interlock

- While T1 ON, $I_p < I_{p_{th}}$
- While T2 ON, $I_p > I_{p_{th}}$ then $I_p < I_{p_{th}}$
- PCS fault
- NBI armour over-temperature fault via EPICS
- PFC over-temperature fault via EPICS

LabVIEW FPGA code for the Counter loop

Counter Loop(Logic)
Event recording after T2 ON
Increase counter 1 by 10 μs cycle

auxAI4 : Heating stop counter
auxAI5 : PCS fault counter
auxAI6 : NBI Armor fault counter
auxAI7 : PCS Heartbeat error(1kHz) counter

