A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Nagura, N.

Paper Title Page
THD005 Application of EPICS on F3RP61 to Accelerator Control 916
 
  • J.-I. Odagiri, S. Araki, K. Furukawa, N. Kamikubota, A. Kiyomichi, K. Mikawa, S. Murasugi, H. Nakagawa, T. T. Nakamura, S. Yamada, N. Yamamoto
    KEK, Ibaraki
  • K. Kameda, T. Natsui, H. Shiratsu
    Yokogawa, Tokyo
  • M. Komiyama
    RIKEN Nishina Center, Wako
  • S. Motohashi, M. Takagi
    Kanto Information Service (KIS), Accelerator Group, Ibaraki
  • N. Nagura
    Nippon Advanced Technology Co. Ltd., Ibaraki-prefecture
  • T. Nakamura
    MELCO SC, Tsukuba
  • A. Uchiyama
    SHI Accelerator Service ltd., Tokyo
 
  A new type of Input / Output Controller (IOC) has been developed based on F3RP61, a CPU module of FA-M3 Programmable Logic Controller (PLC). Since the CPU module runs Linux as its operating system, it takes no special effort to run EPICS IOC core program on the CPU module. With the aid of wide variety of I/O modules of FA-M3 PLC, the F3RP61-based IOC has various applications in accelerator control, such as magnet power supply control, monitoring interlock system, stepping motor control, data acquisition from beam monitors and so forth. The adoption of the new IOC makes the architecture of accelerator control systems simpler by unifying the two layers of front-end computers, i.e., the IOC layer and the PLC layer, into one layer. We found that the simplification of the control system architecture helps us to reduce the time and cost for the development and maintenance of the application software.