

A PROTOTYPE ATM NETWORK FOR LHC BEAM CONTROL

T. Wijnands, CERN; W. Herr, CERN; P. Ribeiro, CERN

ATM is a candidate technology for the site-wide communication of timecritical machine data of the LHC. In this paper, first results of a prototype ATM (Asynchronous Transfer Mode) network for the LHC will be presented. ATM end nodes in the network are VME based PowerPC boards running LynxOS. The ATM interfaces (based on the IDT 77201/77211 chip) are PMC modules that are accessed via the PCI bus using low latency chained DMAs. Zero copy data transfers from and to host memory space are used to accelerate the transmission and reception process. In a star like network topology like envisaged for the LHC, upstream AAL5 traffic at Constant Bit Rate to a central node is free of contention. Continuous error free transfer rates up to the bit carrier frequency (155 Mbps) have been achieved. At the central node, an efficient dynamic storage system ('MOPS') was used to provide smooth data access to and from userspace. Down stream traffic is generated using ATM multicasting at the switch level. It will be shown that ATM could provide an Multiple-Input-Multiple-Output (MIMO) infrastructure with a controlled communications latency like required for real time feedback control of parameters like tune and the global orbit in the LHC.