



Abstract

A high-performance, radiation-hardened, application-specific integrated circuit (ASIC) is under development at CERN for digitising signals from beam losses monitoring systems in harsh radiation environments. To fully characterise and validate both the analogue and digital parts of these ASICs, an automated testbed has been developed. Here we report on the components used to build this set-up, its capabilities as well as the methodology of the data analysis. Focus is given to the data collection, the automation and the efficient computation methods developed to extract the merit factors of two different ASIC designs from prototype manufacturing runs. have been developed.

Introduction

In view of the HL-LHC upgrade ^[1], our team is developing a new version of Beam Loss Measurement (BLM) electronics. This is a critical system which protects the particle accelerators against damage or quenches ^[2], caused by lost beam particles producing an excessive secondary cascade radiation ^[3].

The new key component of this BLM front-end, as compared to the old system ^[4-6], is a custom-designed

We have exploited the testbed to verify Application Specific Integrated Circuit (BLMASIC), the basic device operation: the power which will guarantee high resolution measurements in Diagnostic Probes consumption, the initialisation procedure harsh radiation areas, where off-the-shelf components and the digital interface functionalities. cannot be used. **Redundant SLVS E-Links** Furthermore, we tested the analogue-to- Figure 3 : Example of current measurements noise characterisation vs. Figure 1 : Characterisation Board. The general aim of the present research is to validate the specification requirements for the ASIC (e.g. the probes connected to a programmable multiplexer, digital conversion performances, such as averaging time window. BLMASIC-DS in Blue, BLMASIC-CFC in Orange. linearity behaviour, the resolution, the temperature switching among several internal analogue and digital the electronic noise estimation and on multi-core computers. This has allowed us to reduce the stability, the radiation/fault tolerances etc.) and to signals. The card can be powered by external supplies resolution. These often computational time from many hours to less than ten minutes. The require hundreds of seconds both in the analysis includes: 1. Loading the sample file, 2. Sample clustering in compare two different device architectures: one is or by the low noise embedded ones. , data acquisition and in the processing, groups of specified size (a certain time window), 3. Averaging within based on the same concept of the operating system The high accuracy and robustness requirements for the (current-to-frequency converter, BLMASIC-CFC), the final product were taken into account during the because many samples are needed for each group, 4. Standard deviation computation among all the averages, selection of the components and the PCB high resolution. Thus, a C++ multiother one would implement a delta-sigma converter 5. Iteration of the procedure for different group size. (BLMASIC-ΔΣ). The results of the comparison will lead manufacturing technology. Furthermore, in order to threaded batch data analysis has been us to choose the most suitable device for the final perform irradiation tests, a version with the suitable implemented, optimising the operations us to evaluate the needed averaging time in correspondence Real-Time data decoding chain electronics has also been designed. installation.

The relevant information about electronic noise limits helped of a given precision. A result of this method is reported in DPA + Word Frame Fig.3. Fluctuations appearing for ATW > 10s can be smoothed This work focuses on the architecture and assembly of The architecture of the complete testbed used for the slvs - mini-LVDS Buffer 10bit K28.5 K28.2 a smart testbed to perform this tests, including: the measurements is shown in Fig. 2. The standard CERN "A acquiring data for a longer time. As we expected, the plot reaches a plateau for longer periods, since the measurement design of a characterisation board, the selection of Beam Instrumentation VME FMC Carrier Board suitable laboratory instrumentation, the development (VFC-HD) FPGA [7] runs the firmware to / 🕎 noise goes to the electronic limit. However, since the BLMASICs specifications require an electronic rms_{noise} \leq 1 pA, of the acquisition firmware, as well as the software for acquire the real-time data. In the testbed, Characterisation Board already from these preliminary results, one can see that the batch data analysis. it performs the 8b/10b data stream **GPIB** controlled goal has been achieved for time windows > 200s. decoding and reads the measurement **Current Source** Testbed Architecture values. Then, an external logic analyser is [1] G. Apollinari, I. Béjar Alonso, O. Brüning, M. Lamont, and L. Rossi, "High-Luminosity Large Hadron Collider (HL-LHC): Preliminary Design Report", CERN Yellow Reports: Monograph, Geneva, Switzerland, 2015. doi: 10.5170/CERN-2015-005 C. Kurfuerst, B. Dehning, E. Holzer, A. Nordt, M. Sapinski, and C. Fabjan, "Quench Prevention of the LHC Quadrupole Magnets", Vienna, Austria, I²C to Ethernet **Configuration Board** mery, G. Ferioli, G. Guaglio, E. B. Holzer, D. Kramer, L. Ponce, V. Prieto, M. Stockner, and C. Zamantzas, "The LHC eam loss measurement system", in IEEE Particle Accelerator Conference (PAC), Albuquerque, USA, June 2007, pp. 4192–4194. doi: 10.1109/ **SLVS** Data **LVDS Clock** ing, M. Kwiatkowski, G. Venturini, and C. Zamantzas, "10 Orders of Magnitude Current Measurement Digitisers in Journal of Instrumentation, September 2013, C02011. 10 p. doi: 10.1088/1748-0221/9/02/C02011 leakage BNC inputs, used to inject the test currents into registers of the BLMASICs and to configure the test-current [5] C. Zamantzas, M. Alsdorf, B. Dehning, S. Jackson, M. Kwiatkowski, and W. Viganò, "System Architecture for measuring and monitoring Beam osses in the Injector Complex at CERN", at IBIC2012, Tsukuba, Japan, Oct 2012. the device; redundant SLVS lanes to provide the clock source. The required clock is provided by an external FPGA VFC-HD Back-End [6] E. Effinger, C. Zamantzas, G. Ferioli, J. Emery, and B. Dehning, "Single Gain Radiation Tolerant LHC Beam Loss Acquisition Card", at DIPAC'07, and output the data stream; an I2C bus to read and board. To verify particular BLMASICs working conditions 🔃 🚞 Venice-Mestre, Italy, 20-23 May 2007. [7] A. Boccardi, M. Barros Marin, T. Levens, B. Szuk, W. Viganò, and C. Zamantzas, "A Modular Approach to Acquisition Systems for Future CERN Beam Instrumentation Developments", 15th International Conference on Accelerator and Large Experimental Physics Control Systems, Melbourne, needing real-time data tracking, additional firmware modules Figure 2 : Testbed Assembly. Australia, 17 - 23 Oct 2015, pp.THHB2O02. doi: 10.18429/JACoW-ICALEPCS2015-THHB2O02

In order to validate the performance of the BLMASICs, connected to the carrier board, which we have designed a characterisation PCB, which allows dumps, driven by a MATLAB script, the us quick access to the device interfaces and debug acquired data on a computer file. The features (Fig. 1). The board is equipped with low same script is able to program the internal configure all the internal registers; three diagnostic

Testbed Development for the Characterisation of an ASIC for Beam Loss Measurement Systems

F. Martina*, C. Zamantzas, CERN, BE-BI-BL, 1211 Geneva 23, Switzerland L. Giangrande, J. Kaplon, P.V. Leitao, CERN, EP-ESE-ME, 1211 Geneva 23, Switzerland *also at Dept. of Electrical Engineering and Electronics, University of Liverpool, 9 Brownlow Hill, Liverpool L69 3GJ, United Kingdom



Each of the testbed instruments is directly connected to the CERN internal network, or through a computer set up for the tests. This architecture makes it possible to run automated measurement sessions and to **a** 10-10 control the overall system remotely, even when the operators are teleworking (e.g. due to COVID-19).

Data Analysis

