JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.


RIS citation export for WE1AB1: The SPS Wideband Feedback Processor: A Flexible FPGA-Based Digital Signal Processing Demonstration Platform for Intra-Bunch Beam Stability Studies

TY - CONF
AU - Dusatko, J.E.
AU - Bjørsvik, E.R.
AU - Fox, J.D.
AU - Höfle, W.
AU - Rivetta, C.H.
AU - Turgut, O.
ED - Liu, Zhengzheng
ED - Lidia, Steven
ED - McCausey, Amy
ED - Schaa, Volker RW
TI - The SPS Wideband Feedback Processor: A Flexible FPGA-Based Digital Signal Processing Demonstration Platform for Intra-Bunch Beam Stability Studies
J2 - Proc. of IBIC2017, Grand Rapids, MI, USA, 20-24 August 2017
C1 - Grand Rapids, MI, USA
T2 - International Beam Instrumentation Conference
T3 - 6
LA - english
AB - A flexible digital signal processing platform based on FPGA technology has been developed for vertical intra-bunch beam stability studies at the CERN SPS. This system is unique in that samples at a very high rate (4GSa/s) in order to measure and control motion within the 1.7ns proton beam bunch. The core of the system is an FPGA-based digital signal processor. Being programmable, it enables fast development of control algorithms. The processor, together with its supporting components forms a complete platform for demonstration studies of beam instability measurement and control. This system is capable of operation as either a stand-alone arbitrary waveform generator for driven mode instability studies, a closed-loop feedback control system for stability control and as a diagnostic instrument for measurement of beam motion. Recent measurements have shown the system is effective at damping single-bunch and bunch train intra-bunch instabilities with growth times of 200 turns. This paper summarizes the system design, provides some operational highlights, describes the upgrades performed to date and concludes with a description of the next generation processor now in development.
PB - JACoW
CP - Geneva, Switzerland
SP - 309
EP - 313
KW - ion
KW - feedback
KW - controls
KW - FPGA
KW - interface
DA - 2018/03
PY - 2018
SN - 978-3-95450-192-2
DO - 10.18429/JACoW-IBIC2017-WE1AB1
UR - http://jacow.org/ibic2017/papers/we1ab1.pdf
ER -