

FAIR

C. Prados R. Bär **D. Beck** J. Hoffman **M. Kreider** N. Kurz S. Rauch W. Terpstra M. Zweig

Timing System Developments Based on White Rabbit

Requirements

Clock, events and timestamp distribution Upper-bound latency of event distribution Timing events 1ns resolution Machine Cycle from 20ms up to hours 2000 Front End Controllers (FEC) True parallel operation

Reliable and robust

Laboratory

2010

Scale

Development Plan Iteration cycles releasing production

Timing Systems Complexity

FAIR Integration Features with GSI Timing CRYRING 20-50 FECs 90% FAIR features **Proton Linac** Source Few FECs + Pulse Generator First Prodcution Timing

System

2018

2010

White Rabbit

Timing Master Timing is distributed in the network from a WR switch configured as master. The master uses the 10 Mhz and PPS signal from a GPS for synthonization and the UTC Time for the synchronization of the network

Mngmt Master

It runs network mngt and monitoring software. it configures the network parameters.

Timing /

Network

Timing Network WR switches

Design

Timina

11

Form

Factors

PCle

VME

SCU

Stand-alone

White Rabbit

IP Соге

Data

11

¥ ¥

Timing and Data resilience against network failures is achieved using redundant connections. Upper-bound delivery latency guaranteed using a QoS and Cut-through switching.

Timing Receivers

Timing Interface of FECs Tightly synchronized to the TM Lemo Design centered around WB combines the standard func. with specific bus interfaces.

Etherbone Slave

Helmholtzzentrum für Schwerionenforschung

Etherbone

Data Master

Take machine commands from LSA and convert into sequence of programs, the beam production machine. Run this programs in parallel generating events datagrams sent to the timing network. It's a Etherbone master sending etherbone msg. **CPU - API Bloc** LSA to Programs **FPGA - SoftCPU Cluster** Pairs execution time, events and FECs **FPGA- Event Concentrator**

Aggregates and schedules de transmission of events.

1/0 **X**LVDS HDMI

Wishbone

FPGA-SoC

Event-Condition-Action Scheduler Unit

Generates control signals at pre-programmed times.

Timestamp Latch Unit

Generates timestamps triggered by signals