

Timing System Developments Based on White Rabbit


C. Prados
R. Bär
D. Beck
J. Hoffman
M. Kreider
N. Kurz
S. Rauch
W. Terpstra
M. Zweig

Requirements

- Clock, events and timestamp distribution
- Upper-bound latency of event distribution
- Timing events 1ns resolution
- Machine Cycle from 20ms up to hours
- 2000 Front End Controllers (FEC)
- True parallel operation
- Reliable and robust

Development Plan

Iteration cycles releasing production
Timing Systems



Timing Master

Timing is distributed in the network from a WR switch configured as master. The master uses the 10 Mhz and PPS signal from a GPS for synthonization and the UTC Time for the synchronization of the network

Design

Timing Network WR switches

Timing

Timing and Data resilience against network failures is achieved using redundant connections. Upper-bound delivery latency guaranteed using a QoS and Cut-through switching.

Data

Mngmt Master

It runs network mngt and monitoring software. it configures the network parameters.

Form Factors

PCIe
VME
SCU
Stand-alone

Timing Receivers

Timing Interface of FECs
Tightly synchronized to the TM
Design centered around WB
combines the standard func.
with specific bus interfaces.

I/O
Lemo
LVDS
HDMI

Etherbone

Data Master

Take machine commands from LSA and convert into sequence of programs, the beam production machine. Run this programs in parallel generating events datagrams sent to the timing network. It's a Etherbone master sending etherbone msg.
CPU - API Bloc
LSA to Programs
FPGA - SoftCPU Cluster
Pairs execution time, events and FECs
FPGA- Event Concentrator
Aggregates and schedules de transmission of events.

FPGA-SoC

Event-Condition-Action Scheduler Unit

Generates control signals at pre-programmed times.

Timestamp Latch Unit

Generates timestamps triggered by signals

Timing Network

White Rabbit IP Core

Etherbone Slave

Wishbone