Paper |
Title |
Page |
TUPA09 |
System Architecture for Measuring and Monitoring Beam Losses in the Injector Complex at CERN |
347 |
|
- C. Zamantzas, M. Alsdorf, B. Dehning, S. Jackson, M. Kwiatkowski, W. Viganò
CERN, Geneva, Switzerland
|
|
|
The strategy for beam setup and machine protection of the accelerators at the European Organisation for Nuclear Research (CERN) is mainly based on its Beam Loss Monitoring (BLM) systems. For their upgrade to higher beam energies and intensities, a new BLM system is under development with the aim of providing faster measurement updates with higher dynamic range and the ability to accept more types of detectors as input compared to its predecessors. In this paper, the architecture of the complete system is explored giving an insight to the design choices made to provide a highly reconfigurable system that is able to fulfil the different requirements of each accelerator using reprogrammable devices.
|
|
|
TUPA29 |
Implementation of an FPGA Based System Survey and Diagnostic Reader with the Aim to Increase the System Dependability |
409 |
|
- M. Alsdorf, B. Dehning, M. Kwiatkowski, W. Viganò, C. Zamantzas
CERN, Geneva, Switzerland
|
|
|
The operation and machine protection of accelerators practically rely on their underlying instrumentation systems and a failure of any of those systems could pose a significant impact on the overall reliability and availability. In order to improve the detection and in some cases the prevention of failures, a survey mechanism could be integrated to the system that collects crucial information about the current system status through a number of acquisition modules. The implementation and integration of such a method is presented with the aim to standardize the implementation, where the acquisition modules share a common build and are connected through a standardized interface to a survey reader. The reader collects regularly data and controls the readout intervals. The information collected from these modules is used locally in the FPGA device to identify critical system failures and results in an immediate failsafe reaction with the data also transmitted and stored in external databases for offline analysis.
|
|
|
TUPA30 |
Development of a Beam Loss Measurement System with Gigabit Ethernet Readout at CERN |
414 |
|
- M. Kwiatkowski, M. Alsdorf, E. Angelogiannopoulos, B. Dehning, S. Jackson, W. Viganò, C. Zamantzas
CERN, Geneva, Switzerland
|
|
|
The aim of the BLM Dual Polarity card under development at the European Organisation for Nuclear Research (CERN) is to measure and digitise with high precision the current produced by several types of beam loss detectors. In its default configuration, it is expected to provide data to the processing electronics through two point-to-point connections with bidirectional multi-gigabit optical links. For the development phases as well as later serving as a stand-alone measurement system, its reconfigurable FPGA device is exploited to provide a soft-core CPU with a custom made server. This server, running on the CPU, will expose through the Gigabit Ethernet connection and the TCP/IP protocol different types of data in the network. In this paper the development of the system and of the communication protocol is explored as well as the accompanying client application that is realised with the purpose of commanding, collecting storing and viewing the different types of data.
|
|
|
TUPA31 |
A Real-Time FPGA Based Algorithm for the Combination of Beam Loss Acquisition Methods used for Measurement Dynamic Range Expansion |
419 |
|
- M. Kwiatkowski, M. Alsdorf, B. Dehning, W. Viganò, C. Zamantzas
CERN, Geneva, Switzerland
|
|
|
The aim of the Beam Loss Monitoring Dual Polarity (BLEDP) module under development at the European Organisation for Nuclear Research (CERN) is to measure and digitise with high precision the current produced by several types of beam loss detectors. The BLEDP module consists of eight analogue channels each with a fully differential integrator and an accompanying 16 bit ADC at the output of each analogue integrator. The on-board FPGA device controls the integral periods, instructs the ADC devices to perform measurements at the end of each period and collects the measurements. In the next stage it combines the number of charge and discharge cycles accounted in the last interval together with the cycle fractions observed using the ADC samples to produce a digitized high precision value of the charges collected. This paper describes briefly the principle of the fully differential integrator and focuses on the algorithm employed to process the digital data.
|
|
|