SYNCHRONOUS RAMPING SCHEME FOR SRS INDUS-2

R. K. Agrawal^{*}, A. Chauhan, A. G. Bhujle, K. Saifee, M. Seema, P. Fatnani, S. Gangopadhyay, Y. Sheth *Centre For Advanced Technology (CAT), Indore, India.*

ABSTRACT

Beam energy ramping in Synchrotron Radiation Sources (SRS) requires synchronous increase in power supply currents attached to various magnets. This paper describes the control system scheme to perform ramping in INDUS-2.

INTRUDUCTION

Indus-2 is a 2.5 GeV SRS under construction at Centre For Advanced Technology (CAT). This has a 450/700 MeV Booster as the beam injection source. The beam in Indus-2 SRS has to be ramped to energy of 2.5 GeV from injection energy.

Ramping the beam energy requires ramping of magnetic fields in Dipole (DP), Quadruple (QP), Sextuple (SP), Horizontal and Vertical steering magnets (HS, VS) and the Radio Frequency (RF) source. The beam optics and tune may shift during the beam energy ramping. Thus the beam acceleration has to be programmed in such a way that the beam survives. The increase in the field value of various magnets has to be synchronized for this purpose.

REQUIREMENTS

Based on the studies and the discussions with Beam Dynamics group, following requirements are found necessary:

- Synchronously increase the current of a group of power supplies that are set to ramping mode.
- Allow the user to select the rate of current increase and selectively stop in-between.

The ramping current curve in different power supplies depend on many factors:

- 1. Non-linear relationship of the current to magnetic field of the magnets.
- 2. Inter-relationship between different magnets e.g. Dipole-Quadruple.
- 3. Effect of field due to main coil on the field set by the secondary coil on Dipole magnets.

THE SCHEME

Energy ramping can be considered as a process in which the beam energy is changed from initial energy ' E_1 ' to final energy ' E_N ' in 'N' steps say

 $E_1, E_2, E_3, E_4, \dots E_N$

Considering that the accelerator machine (the ring) is composed of 'm' number of magnets whose corresponding field values for a particular energy ' E_i ' are given by

 $E_iB_1, E_iB_2, E_iB_3, E_iB_4 \dots E_iB_m$

The corresponding magnet power supplies currents are given by

 $E_i I_1, E_i I_2, E_i I_3, E_i I_4 \dots E_i I_m$

So to achieve beam energy 'E₁' required fields in various magnets can be denoted by

 $_{E1}B_{1, E1}B_{2, E1}B_{3, E1}B_{4} \dots E_{1}B_{m}$

and the corresponding currents are represented as

 $E_1I_1, E_1I_2, E_1I_3, E_1I_4 \dots E_1I_m.$

Similarly, for beam energy value 'E₂', the field & currents may be expressed by

 $E_2I_1, E_2I_2, E_2I_3 \dots E_2I_m$ and so on.

All these values can be put in a table-1, given below.

Energy	PS1	PS2	PS3	 PSj	 PSm
E ₁	$_{\rm E1}{\rm I}_1$	$_{\rm E1} {\rm I}_2$	_{E1} I ₃	 $_{\rm E1} {\rm I}_{\rm j}$	 $_{E1}I_m$
E ₂	$_{\rm E2}I_1$	$_{\rm E2} I_2$	E_2I_3	 $_{\rm E2} I_{\rm j}$	 $_{E2}I_m$
E ₃	$_{\rm E3}I_1$	$_{\rm E3}I_2$	$_{\rm E3}I_3$	 $_{E3}I_j$	 $_{E3}I_m$
Ei	$_{\rm Ei}I_1$	$_{\rm Ei}I_2$	$_{\rm Ei}I_3$	 $_{\rm Ei}I_{\rm j}$	 ${}_{\rm Ei}I_{\rm m}$
E _{i+1}	$_{Ei^{+1}}I_{1} \\$	$_{Ei^{+1}}I_2$	$_{Ei+1}I_{3} \\$	 $_{Ei^{+1}}I_{j} \\$	 $_{Ei^{+1}}I_{m} \\$
E _N	$_{\rm EN}I_1$	$_{\rm EN}I_2$	$_{\rm EN}I_3$	 ${}_{\rm EN}I_{\rm j}$	 ${}_{\rm EN}I_{\rm m}$

Table 1: Beam Energy and Power supply currents

A particular row i of the above table represent the values of current to be set synchronously in corresponding power supplies to get beam energy ' E_i '. Going from one row to another row to get a corresponding energy ' E_{i+1} ', requires changing current settings in all power supplies as given in the next row i+1.

In the above table, a particular column j, represents the array containing various current values to be set for a particular power supply for various beam energies E_1 , E_2 , E_3 , E_4 , ... E_N . Each individual 'array' is in-fact stored in the memory buffer of the DAC board interfaced to that power supply.

So, the ramping process can be seen as setting simultaneously the k^{th} values $(1 \le k \le N)$ of each 'array' (column) on the respective power supply, thus arriving to a new state with higher beam energy while keeping the identical optics. The synchronicity of setting guarantees the transition to the next state without any undesirable deviation in the beam optics.

Again, the power supply current for a particular power supply from k^{th} value to $(k+1)^{th}$ value of the 'array' is reached linearly in small increments depending on the required fine control. Let us call the array values shown in above table as 'samples' and the linear small increments between two samples as 'steps'. This is shown in figure-1.

The limit of fine control 'step value' will depend on the resolution of the control hardware and the power supply. As far as control system is concerned, the 'step value' will be in multiple of Least Significant Bits (LSBs).

While going from one energy level ' E_i ' to ' E_{i+1} ' all these small steps are set synchronously on respective power supplies with the best possible resolution.

CONTROL SYSTEM

The INDUS–2 control system is based on a three-layer architecture namely the 'User Interface Layer' (UI), the 'Supervisory Controller Layer' (SC) and the 'Equipment Controller Layer' (EC) [1].

VME bus based modular ECs house a special Digital to Analog Converter (DAC) boards having 16bit resolution. A 64 K word memory buffer is provided on these boards to implement the above ramping scheme. The 'sample value array', given by the user is interpolated linearly by CPU of EIU to get the 'steps array'. This steps array is stored in the memory buffer of the DAC card. The 'steps arrays' for all the power supplies required to be ramped are stored in memory buffers of corresponding DAC boards [2]. The number of elements in steps arrays of all the ramping power supplies must be same between two 'sample' values.

All jth elements of such step arrays are set synchronously to DAC, which in turn generate the required analog reference voltage which is given to corresponding power supplies.




Figure 1: Samples and Steps

SYNCHRONISATION SYSTEM

The synchronicity among the increments of references to all power supplies is achieved by outputting the data (steps) from memory buffers of DAC boards following an external clock common to all DAC boards.

- A custom made VME bus compatible programmable clock generator and driver board (CG) sitting at SC layer generates this synchronization clock. This can provide a programmable number of clock pulses and programmable pulse frequency. This board has following features: Programmable pulse frequency range from 1MHz to 1 mili Hz.
- Outputs programmable number of clock pulses (1 to 65535) with the programmed frequency.
- Two independent output channels with auto switching mode.
- Multiple sets of frequencies and number of pulses can be output sequentially in interrupt mode.
- The clock pulse output can be paused/resumed and stopped with software.
- Read back of current pulse count.

The clock from this board is distributed in the field (~800 meter) to all the DAC boards housed in various ECs. The delay measured is less than 2 microseconds between the extreme ends.

OPERATION AND USER INTERFACE

The total system operation comprises of three steps-

- 1. The user inputs the sample values from the UI layer using a user interface. This interface looks like a spreadsheet (figure 2). The number of samples can be typically few tens but even few hundreds can be given. This depends on the current to magnetic field (I-B) relationship of the magnets.
- 2. These samples are stored on the corresponding CPU boards of the ECs. A program running on the CPU then interpolates these sample values to get the step array and store them in the memory buffer of the corresponding DAC boards.

🗆 Edit Ta	ble Data	electFile to Load Data	Selected_Files:			
able for F SrNo. _ast_Set 1	Ramp Data: Steps Sum O	No. of Steps	Energy -	BM-MAIN (I) 100.008	BM11-H1 (I) 4.000 -	Total Ramping Cavities 0 Total Ramping MPS. 1 Total Steps 0
	0 					Table Control
•			o ^t eren and an		×	Add Row

Figure 2: Ramp Data Panel

3. When all the ECs complete this interpolation operation, the user interface program allows the user to go to the Ramp Clock Generator window (figure 3). This window basically communicates to SC layer CPU housing the CG. The user can enter number of pulses, frequency and then start the ramping. He can pause, resume, stop and change number of pulses & frequency and again start the ramping.

icau_o	ack		Denis Operat Times				
Total_Steps Generated Total_Sent Steps		0	Ramp-Start_Time Selected_file:				
		0					
Steps Se Comman	ent for Current id	0	SelectFile to Load Da	ta 🗖 Edit Table Data			
BrNo.	Set_Steps	Set_Freq(Hz)	Set_Dly(sec)	Clk-transf.Status			
			o				
20	A 3 3						
<u></u>	amp_Start	Activate_N	ext_Row Set_Ta	bleParameter Save Table			
Pau	se_Ramping						
	ume Ramping	Mess	ageBox				

Figure 3: Ramp Clock Generation Panel

CONCLUSION

The above ramping scheme is quite robust and general in nature. This scheme decouples the ramp data and timing information and allows user to select the ramping slope as required. It is also capable to cater the negative slope as required in dipole secondary coils and steering coils. We hope that it would cater to the complex and changeable requirements usually found in the accelerator field.

REFERENCES

- [1] P. Fatnani et al, "INDUS-2 control system," PCaPAC'99, Tskuba, Japan.
- [2] M. Seema et al, "Magnet Power Supply Control System for INDUS-2," InPAC'2003, Indore, India.