A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Findlay, D.J.S.

Paper Title Page
MOPD016 Injection Upgrades for the ISIS Synchrotron 705
 
  • J.W.G. Thomason, D.J. Adams, D.J.S. Findlay, I.S.K. Gardner, S.J.S. Jago, B. Jones, A.P. Letchford, R.J. Mathieson, S.J. Payne, B.G. Pine, A. Seville, H. V. Smith, C.M. Warsop, R.E. Williamson
    STFC/RAL/ISIS, Chilton, Didcot, Oxon
  • J. Pasternak
    STFC/RAL, Chilton, Didcot, Oxon
  • C.R. Prior, G.H. Rees
    STFC/RAL/ASTeC, Chilton, Didcot, Oxon
 
 

The ISIS Facility based at the Rutherford Appleton Laboratory in the UK is the world's most productive spallation neutron source. Presently it runs at beam powers of 0.2 MW, with RF upgrades in place to supply increased powers for the new Second Target Station. Increasing injection energy into the synchrotron beyond the existing 70 MeV level has significant potential to increase intensity as a result of reduced space charge. This paper outlines studies for this upgrade option, which include magnet and power supply upgrades to achieve a practical injection system, management of increased injection region activation levels due to higher energy un-stripped particles and ensuring the modified longitudinal and transverse beam dynamics during injection and acceleration are possible with low loss at higher intensity levels.

 
TUPEA055 Design and Implementation of a Pulsed Digital LLRF System for the RAL Front End Test Stand 1458
 
  • H. Hassanzadegan, N. Garmendia
    ESS Bilbao, Bilbao
  • F.J. Bermejo
    Bilbao, Faculty of Science and Technology, Bilbao
  • M. Eguiraun
    ESS-Bilbao, Zamudio
  • V. Etxebarria
    University of the Basque Country, Faculty of Science and Technology, Bilbao
  • D.J.S. Findlay, A.P. Letchford
    STFC/RAL/ISIS, Chilton, Didcot, Oxon
 
 

Design, implementation and some practical results of the pulsed digital LLRF system (amplitude, phase and tuning loops) of the RFQ for the ISIS front end test stand are presented. The design is based on a fast analog front-end for RF-baseband conversion and a model-based Virtex-4 FPGA unit for signal processing and PI regulation. Complexity of the LLRF timing is significantly reduced and the LLRF requirements are fulfilled by utilizing the RF-baseband conversion method compared to the conventional RF-IF approach. Validity of the control loops is ensured practically by hardware-in-the-loop co-simulation of the system in MATLAB-Simulink using an aluminium mock-up cavity. It was shown through extensive tests that the LLRF system meets all the requirements including amplitude and phase stability, dynamic range, noise level and additionally provides a full amplitude and phase control range and a phase margin larger than 90 degrees for loop stability.