

# The PLL Algorithms of the Function Generator/Controller

- ✓ **Overview**
- ✓ **Synchronization and Regulation**
- ✓ **FGC Phase-Locked Loops**



## **Overview**

**Synchronization and Regulation**

**FGC Phase-Locked Loops**

## Function Generation Controller version 2 (FGC2):

- Designed between 2000 and 2003
- ~1700
- @LHC



## Function Generation Controller version 3 (FGC3):

- Designed between 2007 and 2011
- ~300
- @Linac4, Booster, ISOLDE, AD, LHC Inj. Upgrade,...



Linac4



Proton Synchrotron Booster



## **Overview**




## **Synchronization and Regulation**

## **FGC Phase-Locked Loops**


Synchronization and regulation are related:

- Unsynchronized sampling  $\rightarrow \Delta\text{error}$



Synchronization and regulation are related:

- Unsynchronized sampling  $\rightarrow$  jitter  $\rightarrow \Delta\text{error}$
- Several subsystems  $\rightarrow$  jitter + delays  $\rightarrow \Delta\text{error}$



Synchronization and regulation are related:

- Unsynchronized sampling → jitter →  $\Delta$ error
- Several subsystems → jitter + delays →  $\Delta$ error
- Jitter and delay →  $\nabla$ stability






Figure. 2<sup>nd</sup> order system, 10 dB Gain, 1 Hz BW




All subsystems are synchronized with a common time.

Timing and control networks converged on the front-end and the power converter controller.




Power converters are controlled by the Function Generation Controller (FGC).




... a standard fieldbus transports timing and control:

- ▽cabling + ▽connectors
- ▽installation cost
- ▽operational cost




... the FGC needs to recover the time.




Every 20 ms the front-end broadcasts the time.

This allows the recovery of the machine time with 20 ms precision.




Every 20 ms the front-end sends the time.

This allows the recovery of the machine time with 20 ms precision.



A PLL recovers the 20 ms phase error:




**Overview**

**Synchronization and Regulation**




**FGC Phase-Locked Loops**

	FGC2	FGC3
<b>Jitter</b>	1 ms	100 ns
<b>Precision</b>	1 ms	100 ns




	FGC2	FGC3
<b>Jitter</b>	1 ms	1 $\mu$ s
<b>Precision</b>	1 ms	1 $\mu$ s


## Linac4 to Booster injection converters




	FGC2	FGC3
<b>PLL algorithm</b>	CPU counters Software	50 Hz sync FPGA counters VCXO Software




	FGC2	FGC3
<b>PLL algorithm</b>	CPU counters Software	50 Hz sync FPGA counters VCXO 25 MHz Software



	FGC2	FGC3
<b>Phase error</b>	$\sigma_e = 0.5 \mu\text{s}$	$\sigma_e < 40 \text{ ns}$
<b>Precision</b>	$< 10 \mu\text{s}$	$< 2.5 \mu\text{s}$
<b>Lock Time</b>	$< 3\text{s}$	$< 3\text{s}$



	FGC2	FGC3
<b>Phase error</b>	$\sigma_e = 0.5 \mu\text{s}$	$\sigma_e < 40 \text{ ns}$
<b>Precision</b>	$< 10 \mu\text{s}$	$< 2.5 \mu\text{s}$
<b>Lock Time</b>	$< 3\text{s}$	$< 3\text{s}$



- Synchronization is needed for:
  - Diagnostics (logging, post-mortem, etc.)
  - Supervisory control
  - Regulation
- Fieldbus can be used to transport timing and control info
- FGC PLL achieved the required performance

